## 4. Logic Gates

### 4.1. Logic Gates.

Definition 4.1.1. Boolean algebra can be used to model circuit design in an electronic device. Basic elements are gates. The three most common gates are
(1) Inverter:

(2) $A N D$ :

(3) $O R$ :


Discussion

Gates are the basic building blocks of circuits. We combine gates to construct combinatorial circuits or gating networks that have as output a given Boolean expression.

### 4.2. Example 4.2.1.

Example 4.2.1. Construct a combinatorial circuit for the function $F$ given by the following table:

| $x$ | $y$ | $z$ | $F(x, y, z)$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 |

## Solution.



Discussion

The figure given in the solution to example 4.2 .1 comes from the disjunctive normal form for the function. The function is equivalent to $\bar{x} y \bar{z}+x \bar{y} \bar{z}+x \bar{y} z+\bar{x} \bar{y} \bar{z}$. This
function is also equivalent to $x \bar{y}+\bar{x} \bar{z}$, so the combinatorial network below also has the same output.


Clearly the network given here is simpler than the one given in the solution for example 4.2.1. In this section we will not be concerned with simplifying the networks, only with getting the correct output using the gates discussed. Simplification processes will be addressed in the next set of lecture notes.

### 4.3. NOR and NAND gates.

Definition 4.3.1. The NOR and NAND gates are given by NAND


Discussion

Recall the definition of NAND and NOR from Representing Boolean Functions. It was proven in that lecture that the sets $\{\mid\}$ and $\{\downarrow\}$ are both functionally complete. So a combinatorial circuit can always be created so that it consists only of NAND gates or only of NOR gates.

### 4.4. Example 4.4.1.

Example 4.4.1. Construct a circuit for the output of the expression

$$
\bar{x}+y z
$$

using only NAND gates.

## Solution.



Discussion

We use the following to get the expression in terms of NAND operators only.
$\bar{x}+y z=\overline{(x) \overline{(y z)}}$ by DeMorgan's Laws
$=(x) \mid \overline{(y z)}$ by the definition of NAND
$=x \mid(y \mid z)$ by the definition of NAND.
We then use this expression to make the circuit.
The expression used for the solution of Example 4.4.1 is not the only possible expression. We could have also found an expression for $\bar{x}+y z$ using the equivalences $\bar{x}=x|x, x y=(x \mid y)|(x \mid y)$, and $x+y=(x \mid x) \mid(y \mid y)$. Using these equivalences we get $\bar{x}+y z=(x \mid x)+(y \mid z)|(y \mid z)=\{(x \mid x) \mid(x \mid x)\}|\{[(y \mid z) \mid(y \mid z)] \mid[(y \mid z) \mid(y \mid z)]\}$. This expression is much more complex than the one used for the solution in Example 4.4.1, though!

ExERCISE 4.4.1. Construct a circuit for the output of the expression in Example 4.4.1 using only NOR gates.

### 4.5. Half Adder.

Definition 4.5.1. The half adder circuit has as input the variables $x$ and $y$ and has as output the variables $s$ and $c$ given by the table.

| Input |  | Output |  |
| :---: | :---: | :---: | :---: |
| $x$ | $y$ | $s$ | $c$ |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |

The functions $c=x y$ and $s=(x+y) \overline{(x y)}$ give the correct output for these functions. Therefore, the circuit for the half adder follows:


### 4.6. Full Adder.

Definition 4.6.1. The full adder circuit has as input the variables $x, y$, and $c_{i}$ and has as output the variables $s$ and $c_{i+1}$ given by the table.

| Input |  |  | Output |  |
| :---: | :---: | :---: | :---: | :---: |
| $x$ | $y$ | $c_{i}$ | $s$ | $c_{i+1}$ |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

We can use the half adder to calculate the full adder as shown in the circuit below.


Discussion

Recall from Applications of Number Theory the algorithm for adding two integers $a$ and $b$ written in base 2:

Let $a=\left(a_{n-1} a_{n-2} \cdots a_{1} a_{0}\right)_{2}$ and $b=\left(b_{n-1} b_{n-2} \cdots b_{1} b_{0}\right)_{2}$, and suppose the sum of $a$ and $b$ is $s=\left(s_{n} s_{n-1} s_{n-2} \cdots s_{1} s_{0}\right)_{2}$. Note that if the binary expansions for $a$ and $b$ do not have the same number of digits we add zeros to the left of the smaller one to make them the same length.

Since $s=a+b$ we have

$$
\begin{aligned}
& a_{0}+b_{0}=2 c_{0}+s_{0} \\
& a_{1}+b_{1}+c_{0}=2 c_{1}+s_{1} \\
& a_{2}+b_{2}+c_{1}=2 c_{2}+s_{2}
\end{aligned}
$$

```
\vdots
an-1}+\mp@subsup{b}{n-1}{}+\mp@subsup{c}{n-2}{}=2\mp@subsup{c}{n-1}{}+\mp@subsup{s}{n-1}{
s}\mp@subsup{n}{n-1}{}=\mp@subsup{c}{n-1}{}
```

At the first stage of the addition we only add the first bits of $a$ and $b$ and get out the values for $c_{0}$ and $s_{0}$. The half adder gives us this operation. In fact, the half adder gives us a "first stage" of each of the following additions as well. However, we must go further than adding the bits of $a$ and $b$ to get the carries and sums on subsequent stages because we must also consider the carry from the previous addition. The full adder gives us the carry and sum when we input the appropriate bits for $a$ and $b$ and the previous carry.

EXERCISE 4.6.1. Explain each stage of the algorithm used to find the sum of the binary numbers 1011 and 110 by giving each step including which adder is used and its input and output.

