

ORG Test 2 HW#285 (Post increment into break) by \_\_\_\_\_

Show All work 1-4 worth 10 pts each 5-8 worth 15 pts each

1. AB. It has been decided to replace a  $\mu$ -memory of 1024 words each 100 bits wide with a  $\mu$ -memory/nanomemory combination. If there are only 128 different bit patterns in the old  $\mu$ -memory, how many bits would be saved with the nanomemory?


8. Carefully "step by step" illustrate the restore method when

7. Fill in the blanks with H. (Horizontal) V (Vertical) B (Both) N (Neither)  
 New  $\mu$ -memory is \_\_\_\_\_ nanomemory is \_\_\_\_\_ indicate

2. AB Formulate a mapping process from (macro) op-codes to (micro) control memory addresses given that  $\mu$ -memory has 1024 words, op-codes are 5-bits wide and 8 control words are needed for each macro-op.

3. Illustrate your map with the op-code 13<sub>10</sub> give the address in binary!


3. For the 4-bit parallel adder to right, write down the boolean expression which will yield the following flags



A C = B S = C. Z = D. V = E. PE =

4. For the function table to right draw the circuit of a typical stage of the arithmetic circuit.

S <sub>1</sub> S <sub>0</sub>	C <sub>in</sub> = 0	C <sub>in</sub> = 1
00	A+B	A+B+1
01	A-1	A
10	$\overline{B}-1$	$\overline{B}$
11	B	B+1



5. Write  $\mu$ -code in the Chopt 8 style which does  
 $XCHG: AC \leftarrow M, M \leftarrow AC$ . To start you off right, worry  
 about effective addresses. The op-code is 7.

6. A 12-bit SP (stack pointer) has been added to the chopt 5 computer. SP points to TOS (top of stack) and grows toward low memory. Your task is to write the execution cycles (with controls) for CALL (op code r) and RETURN (op code s)

A. CALL

B. RETURN

7. The Probf 7 computer is a 16-bit machine with 4 general purpose registers and billions of addressing modes. Operands are 16-bits wide and instructions which need an address or constant are two words long. The second word is the address or constant.

$PC = 0$  and the contents of the machine are given to the right. The op code  $\mathbb{X}$  is for the instruction which loads register R0. Give the contents of R0 after this instruction is executed, if the source is in the Addressing mode.

- A. Immediate      B. Direct      C. Indirect
- D. Register R1 indirect      E. Relative
- F. Indexed by R2      G. Register R3
- H. Relative with index R1 and displacement

Registers	
Name	Contents
R0	13
R1	4
R2	5
R3	8

Memory Address	Contents
0	$\mathbb{X}$
1	3
2	10
3	6
4	1
5	2
6	7
7	12
8	9
9	0

8. This problem is on the 68000 (by Motorola)

- Register width \_\_\_\_\_
- Address bus width \_\_\_\_\_
- Word size \_\_\_\_\_
- Each memory address contains how many bits \_\_\_\_\_
- In terms of instruction formats it's a \_\_\_\_\_ address machine,
- Which addressing mode is missing \_\_\_\_\_
- Auto-increment is \_\_\_\_\_ increment
- Auto-decrement is \_\_\_\_\_ decrement
- How many Memory Bytes can the 68000 directly address \_\_\_\_\_

### Addressing Modes

JK. In the relative mode, the displacement is a word long what is the memory range of this mode \_\_\_\_\_

L. In relative with index and displacement, again the ~~source~~ and computed address and the address bus are not the same size, what is done? \_\_\_\_\_

### Immediate

Instructions are one word + extension (for data or address as needed) Give the length in bits for each of the following

M. Quick Immediate \_\_\_\_\_ N. Immediate-word \_\_\_\_\_

O. Immediate long word \_\_\_\_\_

PQ. The immediate-word is shorter than its destination what is the range of integers

RST. Why is there a quick immediate mode? (what is the trade off and why is it worth while?)

rev/sec = 81.68 in/sec

6.8... ft/sec

408 ft/min

25504.4 ft/hr

4.43 ft/hr

5 miles to

Designing a digital bicycle speedometer. Count revolutions of the front wheel (in rev/sec) and translate this into speed (in mph). The equation  $r = 13s$  is helpful, where  $r$  = number of revolutions of front wheel per second and  $s$  = speed in miles per hour.

A. Assume the register AR contains the number of revolutions in the last second. If speeds of at least 100 mph need to be accurately read, how wide must AR be? 11

$s = 100$

$r = 1300$

B. Assume the register C contains the total number of revolutions since the speedometer was last turned on. If distances of at least 1000 miles need to be accurately reported, how wide must C be? 26

$r/sec = 1000 / AR$

$3600 hr/sec$


$3600,000$

$2^{24}$

D. To get the correct value in AR from the value in C we add registers OC (old C) and ROC (Real Old C) the same width as AR. Assume the control line P is "1" for exactly 1 clock cycle per second, then the micro-op  $P! ROC \leftarrow OC$ ,  $OC \leftarrow C$  (the correct number of low order bits) is ~~done~~ added to the system. Explain how the value for AR can be obtained.

$AR = OC - ROC$

EFG Draw a block diagram of the system so far (when do you load AR?)



HI A "look up" table is used to translate the value in AR to the correct output codes to display the current speed. The output display has 3 digits (like 37.2) and each digit is displayed by a 7-segment display unit (decimal point is always on) what size (ie  $2^n \times m$ ) ROM is needed?  $2^{11} \times 21$

JK. We are almost done with output, but the display units use too much of the battery so we need a control line Q which is "1" for exactly 1 clock cycle some where between 50 and 100 times a second. The clock rate is 1 Mega Hz and we add another register D with  $\mu\text{-op } 1: D \leftarrow D+1$  and let Q be the boolean value of  $(D=0)$ . Find the width of D 4 (Values somehow will only be displayed when  $D=1$ , saving lots of current (ie. battery juice))

$50 < \frac{10^6}{2^n} < 100$

$1/2^n < 10^{-4} < 1/2^n$


$n=14$

LMN Finally we start on input. A tiny magnet is put on one spoke of the front wheel and a magnetic sensor is placed on the front fork. Spinning the front wheel, we find that the sensor "feels" the magnetic field for 1/32 of every rotation of the wheel. The clock rate is 1 MHz, how many clock pulses does the sensor "feel" the magnetic field each revolution if the bike is going 100 mph?  
24.03 if the bike is going 1 mph? 2403.84

$$r = 1300 \frac{\text{rev}}{\text{sec}} \quad 10^6 \frac{\text{clk}}{\text{sec}} \quad \frac{10^6}{1300} \text{ clk/rev} \quad \frac{\text{rev}}{32} \cdot \frac{32 \text{ rev}}{100 \text{ mph}}$$

OP If the sensor sends "logic 1" to the speedometer when it "feels" the magnetic field and "logic 0" otherwise, This input is serially loaded into the register IR which is four bits wide. label the sensor output line MS (magnetic sensor) write the  $\mu\text{-op}$  which does this and include "control" portion the  $\mu\text{-op}$ .

1: shl IR, R0 ← MS



QRSTUVWXY:

Draw a circuit which translates the "leading edge" of MS into a 1 clock pulse long output (i.e. so that out:  $C \leftarrow C + 1$  keeps the correct

count of the number of revolutions) once  $Q=1$  &  $IR=1111$

Note that ms clock

~~out is "1" for one clock cycle then out is zero until the next leading edge~~

Za: There are 2 states ( $Q=0$ ) and ( $Q=1$ ) describe what each is looking for  
 ( $Q=0$ ): clear  
 ( $Q=1$ ): wait

b1: Now we are ready to initialize the speedometer, which of our registers need to be initialized (AR, C, OC, ROC, D, IR) if we don't care if it gives incorrect results speeds or distances for 30 secs or so but it needs to be correct after 1 min of operation.

cd How would you initialize the value of C?  $C \leftarrow 0$



11. A computer has 128K of 29 bit words of memory. Machine instructions fit into one word with an address field, a register field, an indirect bit. There are 32 registers R0-R31. A. How many such op codes are there. B. What is the width of the PC? C. MAR? D. MBR? E. R0-R31? (most likely) F. (second most likely?). Draw a reasonable instruction format with the number of bits in each field.
12. A. Rewrite q'r: if  $(I=0)$  then  $PC \leftarrow PC+1$  without the if then if  $I$  is 4-bits wide. B. Rewrite q'r:  $AC \leftarrow AC+1$  without the q' in the control. C. If the micro-op abc:  $A \leftarrow B, B \leftarrow C, C \leftarrow A$  can happen in a computer then the computer must have how many internal buses?  
 D. Suppose the AC contains an instruction say  $I$ , write a sequence of instructions which will eventually execute this instruction.
13. Write a sequence of machine instructions for the Ch5 computer which will. A.  $AC \leftarrow M[m]$   $V M[n]$   $m, n$  in memory locations. B.  $AC \leftarrow M[m] - M[n]$  C.  $PC \leftarrow M[m]$  (Address) D. Suppose the AC contains an instruction say  $I$ , write a sequence of instructions which will eventually execute this instruction.
14. A study of programs on the ch5 computer shows that 60% of the executed instructions are either register ref or I/O instructions and 40% of the others are indirect. And the average time of program execution is  $T$ . The same program mix is run on the jazzed up version where I/O & reg ref instructions are executed in  $0.2T$ . What is the average program time on the the jazzed Ch5 computer.
15. Implement  $t: AC \leftarrow \text{card}(AC)$  where AC is a 4-bit register and Card(AC) is the number of 1's in the AC. Use your favorite flip-flops, a decoder and an encoder.
16. Draw an analogy between interrupts and phone calls. A. What acts like I/O, IOF? B. What is the alternative to interrupt-driven phone calls. C. What feature does the Ch5 computer have that the absent minded professor have in regards to this issue.
17. A machine instruction NOP (no operation) is not do nothing at the  $\mu$ -op level. In the ch5. Computer which registers must change? which registers can change? (time period start of fetch of NOP to start of fetch of next instruction.)
18. Like 6 only with SP (stack pointer) register and the operations are push and pop. See Also Prob 5-13
19. In Ch5 computer add A (1 bit flag) initially cleared; T1, T2 12-bit registers, NU 4-bit register.  
 Change  $q_3$  so that the  $\mu$ -op to left are used. Note the change in state transition from execute.  
 A  $q_2 t_0$ :  $T1 \leftarrow MBR(AD), MAR \leftarrow PC$   
 "  $t_1$ :  $MBR \leftarrow M, PC \leftarrow PC+1$   
 "  $t_2$ :  $T2 \leftarrow MBR(AD), NU \leftarrow MBR(1-1)$   
 "  $t_3$ :  $A \leftarrow 1$ , stay in  $s_2$   
 A  $q_3 s_2 t_0$ :  $MAR \leftarrow T1, T1 \leftarrow T1+1$   
 "  $t_1$ :  $MBR \leftarrow M, MAR \leftarrow T2$   
 "  $t_2$ :  $T2 \leftarrow T2+1, NU \leftarrow NU-1$   
 "  $t_3$ :  $M \leftarrow MBR$   
 "  $t_2$ : if  $(NU=0)$  then  $A \leftarrow 0$  & goto fetch else stay in execute

What does it do? Why would you want to?

Problems 1-4 worth 10 points each, 5-8 worth 15 points each. Show your work, Be Neat, and Good Luck!

1. Complete the table to the right for the Chap. 5 computer.

Register	Full Name	Width
PC		
AC		
MAR		
OUTR		
MBR		

2. Using an 8-bit register write in the following "codes": A. -35 in

Signed-magnitude \_\_\_\_\_

B. -35 in 1's complement \_\_\_\_\_

C. -35 in 2's complement \_\_\_\_\_

D. 52 in BCD \_\_\_\_\_ E. '3' in ASCII with the most significant bit ODD parity (given '0' is decimal 40) \_\_\_\_\_

3. Write a sequence (program) for the Chapter 5 computer

(i.e. Machine instructions which will "do" the Pascal Code to the right. X and Y are locations in memory containing the values of X & Y. The value Z is ~~not~~ nowhere in memory.

```

While X <= 0 do
begin
  Y := Y + 2;
  X := X + 1;
end;
Y := 0
    
```

4. The Super-Jazzy Chapt 5 computer has all states 3 cycles long and both register reference and I/O instructions are executed during the last fetch cycle (Cotz now). The program mix of executed instructions is 1% interrupts, 40% register reference or I/O instructions, 29% direct memory reference and 30% memory indirect instructions. The average time of a program on the old Chapter 5 computer was T. If the same program mix is run on the Super-Jazzy computer what would the average program time be?



5) Using the execution cycle of the Chapt. 5 computer (4 clock cycles write down the necessary controls and  $\mu$ -ops which will do the following operations (machine instructions) with the given op-codes. Assume a Chapt 5 fetch and that  $\Phi$  is available.

$A, M \leftarrow AC, AC \leftarrow M$  op-code "r"  $B, M \leftarrow M \oplus AC$  (AC doesn't change) op-code "s"


for Chapt 5 computer

6, write down  $\mu$ -ops, which when done "in sequence" will swap the contents of the memory word pointed to by the address portion of  $M[123_H]$  with the contents of the memory word pointed to by the address portion of  $M[ABC_H]$ . This can be done in 12 cycles, using more will cost points.

7, A. A IE flip-flop has 2 inputs I & E. When  $E=1$  then the contents of I is loaded. When  $E=0$ , the flip-flop is in a hold. (i.e.  $E = \text{enable } I = \text{input}$ ). Construct an IE flip-flop using a JK flip-flop, (and some gates)

BC. (with 10pts, A worth 5) Construct a 2-bit register R with IE flip-flops which does  $a: R \leftarrow 0; b: R \leftarrow y, c: R \leftarrow \bar{y}$  where y are the two input lines

$y_1 \leftarrow \text{INPUT LINES} \rightarrow y_0$



use the given stuff and assume  $abc=0$  always

8. A GRAND new design for the chapter 5 computer is being considered. First a new 12-bit register  $X$  is added ( $X$  for Index). Second the instruction format is changed. The fields are

I	E	A	B	C
---	---	---	---	---

with widths below.

1 1 2 4 8

If  $E=1$  then we have a full ~~memory~~ <sup>address</sup> indirect reference that is  $I=$  indirect bit as before,  $A$  is the op code, and  $B$  &  $C$  together give the memory address

If  $E=0$  ~~then~~ and  $A$  &  $B=0$  then we have an indexed memory reference, that is  $I=$  indirect bit ~~or~~ ~~C~~ or  $C$  is the offset from the effective address is  $X+C$  the effective address. If  $I=1$ , this is done twice. ~~or~~

If  $E=0$ ,  $A=0$  &  $B=0$  then  $I=0$  says it is a register reference instruction and  $I=1$  says it is an I/O instruction ~~both~~ both determined by the field  $C$ .

Another parallel adder is added to the CPU.

A, What is the maximum number of

1. full address instructions?
2. indexed memory reference instructions?
3. register reference instructions?

B, The instruction is 00 00001 11100011 is an ADD to AC write the execution cycle of this instruction. Call the op-code  $P_1$ , you have four clock cycles. (Assume Ch5 fetch)

C, write the indirect cycle for this system. Assume a chapter 5 fetch with all contents of MBZ saved in registers  $I, E, A, B, C$  like I & OP are done in Ch 5

D, What is the main advantage of this design over that of Ch 5. And what is the main disadvantage?

HW 3

2. Does the branch adder depend on the contents of the register file? When A. RAT changes from enable to disable, what happens to the branch adder? What happens to the branch adder when the branch adder is disabled? What happens to the branch adder when the branch adder is disabled?

3. Write down the address of the instruction that is fetched after the branch adder is disabled. What happens to the branch adder when the branch adder is disabled? What happens to the branch adder when the branch adder is disabled?

4. Interrupts on the bus computing. If the interrupt is for the instruction that is stored at the branch adder? C. Can an interrupt be interrupted? (yes/no) Why? D. What is the end to last instruction of the interrupt? Why? E. What does the branch adder do is the last instruction of the interrupt? Why? F. What does the branch adder do is the last instruction of the interrupt? Why?

5. Using  $2^{10} \times 10^3$ , 80 char/line, 40 line/page, 400 page/book estimate the following: A. How many hard disk reads are needed to read all the books? B. A tape drive is 1000 times faster than a hard disk. How many tapes would you need to store all the books? C. A SSD is 100 times faster than a hard disk. How many SSDs would you need to store all the books? D. How many pages would you need to store all the books? E. How many pages would you need to store all the books?

6. Add two new registers (R12 and R13) to the branch adder. These are pointers to a memory queue. Write the control logic for two new instructions. A. Enqueue (opcode 1) adds the contents of AC to where R12/R13 points and decreases R12/R13. B. Dequeue (opcode 2) removes the contents of where R12/R13 points and increases R12/R13. Include control and timing in the drops.

7. Implement (redesign) the branch adder which has two's complement control bits.

8. If the branch adder is the right machine in register file.

A. If  $M(2^3)$  contents is 7, what is the branch adder's output?

B. What happens when the branch adder's output is 7?

C. How many times does the branch adder output 7?

D. How many times does the branch adder output 0?

E. How many times does the branch adder output 15?

F. How many times does the branch adder output 16?

G. How many times does the branch adder output 17?

H. How many times does the branch adder output 18?

I. How many times does the branch adder output 19?

J. How many times does the branch adder output 20?

K. How many times does the branch adder output 21?

L. How many times does the branch adder output 22?

M. How many times does the branch adder output 23?

N. How many times does the branch adder output 24?

# #AS HW ASSIGNMENTS

CDA 4102 - 01 "ORG" instructor "the good doctor" Belleot  
Office Hours MW 12:30 - 2:15 TH 12:30 - 1:15

PREREQUISITES: A "C" or better in both:  
COT 3132 Digital Networks  
COP 3402 Ass. Lang. Prog. (or any other Ass. Lang.)

TEXTS: Main text: MANO Computer System Architecture 2nd Ed  
Text: KANE 68000 Microprocessor Handbook  
Sup. Notes: at Kinko or Target (Includes all TP's (see below))  
Recomm: KIDDER The Soul of a new Machine

GRADES: A  $\geq 90\%$ , B  $\geq 80\%$ , C  $\geq 68\%$ , D  $\geq 60\%$   
Based on HW 5% (see below) TP 15% (see below)  
TEST 1 20% (tentatively 7 Feb 85 Ch 1 - Mano Ch 1, Kane)  
TEST 2 20% (tentatively 14 Mar 85 Ch 7 - 10 Mano Ch 2, 4, 5, 6 Kane)  
FINAL 40% (Written in Stone 25 Apr 85 3-5pm) on Everything Kane  
wed 11 Dec @ 8pm.

HW: Generally 8 or 9 Problems from Mano. Assigned on Tues and due the next Tues. Late work will not be accepted.  
Up to 3 people can turn in the same sheet (but there must be 3 different handwritings). Each HW is graded on 0.5 scale. 2 pts for correctness of one or two problems chosen at random. 2 pts for attempting all the problems 1 pt for "presentation". HW average is computed by min (Sum of <sup>your HW</sup> grades / 4.5 \* number of HW's, 100%)

TP: A list of TP's and due date one in the sup. notes (KINKO/TARGET)  
These must follow different rules from HW. Graded 0.10  
Rules (1) THEY MUST BE YOUR OWN WORK  
Then other rules cost 1 pt each if not obeyed (x1 costs everything)  
(2) Must be in INK  
(3) Must be on 8 1/2 x 11 paper  
(4) Do not use both sides of a page  
(5) additional pages clipped or stapled together  
Late TP's will not be accepted. Your TP average is obtained by averaging the best 2/3's of your TP scores.

CONTENT: ALL OF MANO, MOST OF KANE, graded

HW 2 due 21 Jan 85  
Ch 3 Probs 13, 15, 17  
Ch 4 Probs 5, 14, 16

HW 2 due 21 Jan 85  
Ch 3 Probs 13, 15, 17  
Ch 4 Probs 5, 14, 16